险角电影国语完整版在线观看|ww好吊妞988gaocom|久久国产精品毛片|老婆的诱惑完整版电影在线观看,国产不卡视频在线,亚洲久久综合,天堂在线中文字幕

崗位職責(zé):Job Description: ：1. RTL synthesis, SDC/UPF verification, low power design implementation for advanced technology chips.2. Design flow/methodology development and innovation for front-end design challenges.3. Be responsible for RTL verification, synthesis, low power design, and STA/timing closure works for customer’s projects and internal system test chips. 任職資格:職位要求：1. MS or above in EE, CS related fields. Experience in Digital IC design flow (from Synthesis, DFT, MBIST, Formality, STA), RTL design, RTL verification is plus.2. 3 years working experience.3. Familiar with EE CAD tool such as Design compiler, DFT complier, MBIST, n-Lint, Verdi, Verilog tools/flows.4. Familiar with tcl/Perl/Python program. 職位要求：1. 電子、計算機等相關(guān)專業(yè)，碩士及以上學(xué)歷的應(yīng)屆畢業(yè)生。2. 具備基本RTL讀寫與仿真能力。3. 熟悉使用一種或多種IC前端工具（綜合、可測性設(shè)計、存儲器內(nèi)建自測試、形式驗證、靜態(tài)時序分析）者優(yōu)先。4. 具備數(shù)字集成電路設(shè)計背景和熟悉靜態(tài)時序分析者優(yōu)先。5. 熟悉TCL/Perl/Python一種或多種者語言者優(yōu)先。 職能類別：數(shù)字前端工程師